

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1 1. (Currently amended) A method to facilitate cache coherence with
2 adaptive write updates, comprising:
3 initializing a cache to operate using a write-invalidate protocol, wherein
4 this initializing is performed by a cache controller residing in a processor;
5 monitoring a dynamic behavior of the cache during program execution,
6 wherein monitoring the dynamic behavior of the cache involves monitoring the
7 dynamic behavior of the cache on a cache line by cache line basis by maintaining
8 a count for each cache line of the number of cache line invalidations the cache line
9 has been subject to during program execution, wherein this monitoring is
10 performed by the cache controller in the processor; ~~and~~
11 if the dynamic behavior indicates that better performance can be achieved
12 using a write-broadcast protocol, switching ~~the~~ a given cache line to operate using
13 the write-broadcast protocol, wherein this switching is performed by the cache
14 controller in the processor; and
15 if a given cache line is operating using the write-broadcast protocol and
16 the count for the cache line of the number of cache line updates indicates that the
17 cache line is not being contended for frequently by multiple processors, switching
18 the cache line back to operate using the write-invalidate protocol, wherein this
19 switching is performed by the cache controller in the processor.

1 2-6 (Canceled).

1 7. (Previously presented) The method of claim 1, wherein if a shared
2 memory multiprocessor includes caches that are not able to switch to the write-
3 broadcast protocol, the method further comprises locking the cache into the write-
4 invalidate protocol.

1 8. (Previously presented) The method of claim 1, wherein when a cache is
2 operating under the write-invalidate protocol, an invalidation message is sent to
3 other caches in a shared memory multiprocessor when a given cache line is
4 updated in a local cache.

1 9. (Previously presented) The method of claim 1, wherein when a cache is
2 operating under the write-broadcast protocol, an update is broadcast to other
3 caches in a shared memory multiprocessor when the given cache line is updated in
4 a local cache.

1 10. (Currently amended) An apparatus to facilitate cache coherence with
2 adaptive write updates, comprising:
3 an initializing mechanism configured to initialize a cache to a write-
4 invalidate protocol, wherein the initializing mechanism is present in a cache
5 controller in a processor;
6 an monitoring mechanism configured to monitor a dynamic behavior of
7 the cache, wherein monitoring the dynamic behavior of the cache involves
8 monitoring the dynamic behavior of the cache on a cache line by cache line basis
9 by maintaining a count of cache line invalidations initiated by each processor
10 within a shared memory multiprocessor, wherein the monitoring mechanism is
11 present in the cache controller in the processor; and
12 a protocol switching mechanism configured to switch ~~the a~~ a given cache
13 line to a write-broadcast protocol if the dynamic behavior indicates that better

14 performance can be achieved using the write-broadcast protocol, wherein the
15 protocol switching mechanism is present in the cache controller in the processor;
16 and
17 a protocol switching mechanism configured to switch a given cache line
18 back to the write-invalidate protocol if the cache line is operating using the write-
19 broadcast protocol, and the count for the cache line of the number of cache line
20 updates indicates that the cache line is not being contended for frequently by
21 multiple processors, wherein the protocol switching mechanism is performed by
22 the cache controller in the processor.

1 11-15 (Canceled).

1 16. (Previously presented) The apparatus of claim 10, further comprising
2 a locking mechanism configured to lock the cache into the write-invalidate
3 protocol if the shared memory multiprocessor includes caches that are not able to
4 switch to the write-broadcast protocol.

1 17. (Previously presented) The apparatus of claim 10, wherein when the
2 cache is operating under the write-invalidate protocol, an invalidate message is
3 sent to other caches within a shared memory multiprocessor when a given cache is
4 written to.

1 18. (Previously presented) The apparatus of claim 10, wherein when the
2 cache is operating under the write-broadcast protocol, a data update message is
3 broadcast to other caches within a shared memory multiprocessor when a given
4 cache is written to.

1 19. (Currently amended) A computing system that facilitates cache
2 coherence with adaptive write updates, comprising:
3 a plurality of processors, wherein a processor within the plurality of
4 processors includes a cache;
5 a shared memory;
6 a bus coupled between the plurality of processors and the shared memory,
7 wherein the bus transports addresses and data between the shared memory and the
8 plurality of processors
9 an initializing mechanism configured to initialize the cache to a write-
10 invalidate protocol, wherein the initializing mechanism is present in a cache
11 controller in a processor;
12 a monitoring mechanism configured to monitor a dynamic behavior of the
13 cache, wherein monitoring the dynamic behavior of the cache involves monitoring
14 the dynamic behavior of the cache on a cache line by cache line basis by
15 maintaining a count of cache line invalidations initiated by each processor within
16 a shared memory multiprocessor, wherein the monitoring mechanism is present in
17 the cache controller in the processor; and
18 a protocol switching mechanism configured to switch ~~the~~ a given cache
19 line to a write-broadcast protocol if the dynamic behavior indicates that better
20 performance can be achieved using the write-broadcast protocol, wherein the
21 protocol switching mechanism is present in the cache controller in the processor;
22 and
23 a protocol switching mechanism configured to switch a given cache line
24 back to the write-invalidate protocol if the cache line is operating using the write-
25 broadcast protocol, and the count for the cache line of the number of cache line
26 updates indicates that the cache line is not being contended for frequently by
27 multiple processors, wherein the protocol switching mechanism is performed by
28 the cache controller in the processor.

1 20. (Currently amended) A means to facilitate cache coherence with
2 adaptive write updates, comprising:
3 an initializing means for initializing a cache to a write-invalidate protocol,
4 wherein the initializing means is present in a cache controller in a processor;
5 a monitoring means for monitoring a dynamic behavior of the cache,
6 wherein monitoring the dynamic behavior of the cache involves monitoring the
7 dynamic behavior of the cache on a cache-line by cache-line basis, wherein the
8 monitoring means is present in the cache controller in the processor; and
9 a protocol switching means for switching ~~the~~ a given cache line to a write-
10 broadcast protocol if the dynamic behavior indicates that better performance can
11 be achieved using the write-broadcast protocol, wherein the protocol switching
12 means is present in the cache controller in the processor; and
13 a protocol switching means for switching a given cache line back to the
14 write-invalidate protocol if the cache line is operating using the write-broadcast
15 protocol, and the count for the cache line of the number of cache line updates
16 indicates that the cache line is not being contended for frequently by multiple
17 processors, wherein the protocol switching mechanism is performed by the cache
18 controller in the processor.